Surface width scaling in noise reduced Eden clusters
نویسندگان
چکیده
منابع مشابه
Surface structure and anisotropy of Eden clusters
The simple Eden model is simulated with clusters which are orders of magnitude larger than those of some previous work. The 'surface' (perimeter) is slightly anisotropic and feels the underlying structure of the square lattice even for 17 million cluster sites. The width of the surface layer increases with increasing cluster mass, with an effective exponent presumably larger than 1/4 for averag...
متن کاملScaling relations in dynamical evolution of star clusters
We have carried out a series of small scale collisional N-body calculations of single-mass star clusters to investigate the dependence of the lifetime of star clusters on their initial parameters. Our models move through an external galaxy potential with a logarithmic density profile and they are limited by a cut-off radius. In order to find scaling relations between the lifetime of star cluste...
متن کاملScaling Theory of Percolation Clusters
s: For beginners: This review tries to explain percolation through the cluster properties; it can also be used as an introduction to critical phenomena at other phase transitions for readers not familiar with scaling theory. In percolation each site of a periodic lattice is randomly occupied with probability p or empty with probability I — p. An s-cluster is agroup of s occupied sites connected...
متن کاملScaling laws in X - ray Galaxy Clusters
We present a study of the integrated physical properties of a sample of 28 X-ray galaxy clusters observed with Chandra at redshift between 0.4 and 1.3. In particular, we have twelve objects in the redshift range 0.4–0.6, five between 0.6 and 0.8, seven between 0.8 and 1 and four at z >1.0, compounding the largest sample available for such a study. We focus particularly on the properties and evo...
متن کاملCompiling for Reduced Bit-Width Queue Processors
Embedded systems are characterized by the requirement of demanding small memory footprint code. A popular architectural modification to improve code density in RISC embedded processors is to use a reduced bit-width instruction set. This approach reduces the length of the instructions to improve code size. However, having less addressable registers by the reduced instructions, these architecture...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Physical Review E
سال: 1998
ISSN: 1063-651X,1095-3787
DOI: 10.1103/physreve.58.4023